

— (—) —




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31




FIG. 32




FIG. 33




FIG. 34A




FIG. 34B




FIG. 34C




FIG. 35




FIG. 36A




FIG. 36B




FIG. 37A




FIG. 37B




FIG. 38A




FIG. 38B




FIG. 38C




FIG. 38D




FIG. 39





FIG. 40



1. 2. 3.

4. 5. 6.

$$4n+0 \text{ F1 } \textcircled{1} \rightarrow \text{F2 } \textcircled{3}$$

Data Driver
Output Data



FLM

CL31

CL32

CL33

DISP1

DISP2

DISP3

G1

G2

G3

G4

G5

G6

G7

G8

G4a+0

G4a+1

G4a+2

G4a+3

G4a+4

G4a+5

G4a+6

G4a+7

G4a+8

G4a+9

G4a+10

G4a+11

FIG. 42

4n+0 F2 ③ → F3 ②

Data Driver
Output Data

8 8 1 2 3 4 5 6 7 8 9




FIG. 43

4n+0 F3 ② → F4 ④

Data Driver
Output Data

853 853 L1 L2 L3 E-B L4 L5 L6 L7 E-B L8 L9




FIG 44

4n+0 F4 ④ → F1 ①

Data Driver
Output Data




FIG. 45

4n+1 F1 ① → F2 ③

Data Driver
Output Data






FIG. 46

4n+1 F2 ③ → F3 ②

Data Driver
Output Data

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19




FIG. 47

4n+1 F3 ② → F4 ④




FIG. 48

$4n+1$ F4 ④ \rightarrow F1 ①

Data Driver
Output Data

833 833 1112131415161718




FIG. 49

4n+2 F1 ① → F2 ③




FIG. 50

$4n+2$ F2 ③ → F3 ②

Data Driver
Output Data

888 888 11888 12131415888 16171819






FIG. 51

$4n+2$ F3 ② → F4 ④

Data Driver
Output Data

888 1112138814151617881819






FIG. 52

$4n+2$ F4 ④ \rightarrow F1 ①

Data Driver
Output Data







FIG. 53

4n+3 F1 ① → F2 ③

Data Driver
Output Data






FIG. 54

$4n+3$ F2 ③ → F3 ②

Data Driver
Output Data






FIG. 55

4n+3 F3 ② → F4 ④

Data Driver
Output Data




FIG. 57




FIG. 58

